

Amendments to the Claims

Please amend claims 1, 12, 14 and 19. The currently pending claims after amendment are listed below.

1 1. (Currently Amended) A digital data processing device, comprising:
2 a memory divisible into a plurality of pages, said memory containing a segment table
3 and a page table separate from said segment table, said segment table having a plurality of
4 segment table entries corresponding to respective segments in a first address space, each said
5 segment containing a respective integral number of said pages of said memory, wherein, for at
6 least some said segments, the respective integral number is greater than one, each segment table
7 entry containing pre-fetch data identifying a plurality of sub-units of the corresponding segment as
8 pre-fetch candidates;
9 at least one processor;
10 at least one structure for temporarily storing data from said memory in a location more
11 accessible to said processor than said memory is accessible to said processor; and
12 a pre-fetch engine, said pre-fetch engine performing at least one pre-fetch action, said at
13 least one pre-fetch action comprising pre-fetching selective data with respect to a sub-unit of said
14 plurality of sub-units of a segment from said memory into said at least one structure for
15 temporarily storing data, said pre-fetch engine selecting said selective data for pre-fetching using
16 said pre-fetch data in said segment table.

1 2. (Original) The digital data processing device of claim 1, wherein said pre-fetch action
2 comprises pre-fetching address translation data with respect to said sub-unit into at least one
3 address translation cache structure.

1 3. (Original) The digital data processing device of claim 2, wherein said at least one address
2 translation cache structure comprises a translation look-aside buffer.

1 4. (Original) The digital data processing device of claim 2, wherein said at least one address
2 translation cache structure comprises an effective-to-real address translation table (ERAT).

1 5. (Original) The digital data processing device of claim 1, wherein said digital data
2 processing device automatically generates said pre-fetch data.

1 6. (Original) The digital data processing device of claim 5, wherein said pre-fetch data
2 comprises a plurality of up-or-down counters corresponding to respective sub-units of the
3 corresponding segment, each up-or-down counter being incremented on the occurrence of at least
4 one pre-defined event of a first set with respect to the corresponding sub-unit and being
5 decremented on the occurrence of at least one pre-defined event of a second set with respect to the
6 corresponding sub-unit.

1 7. (Original) The digital data processing device of claim 6,
2 wherein each said up-or-down counter is incremented if data with respect to the
3 corresponding sub-unit is loaded into a first structure for temporarily storing data, and a data
4 reference is made to said corresponding sub-unit while the data is in said first structure for
5 temporarily storing data; and
6 wherein each said up-or-down counter is decremented if data with respect to the
7 corresponding sub-unit is loaded into said first structure for temporarily storing data, and no data
8 reference is made to said corresponding sub-unit while the data is in said first structure for
9 temporarily storing data.

1 8. (Original) The digital data processing device of claim 1, wherein said sub-unit is a page of
2 memory.

1 9. (Original) The digital data processing device of claim 1, wherein said segment table
2 translates segment identifiers in an effective address space of an executing task to segment
3 identifiers in a global virtual address space, and wherein a page table translates segment
4 identifiers in the global virtual address space to pages in said memory.

1 10. (Original) The digital data processing device of claim 1, wherein said pre-fetch action is
2 performed responsive to an occurrence of an event of a first type.

1 11. (Original) The digital data processing device of claim 10, wherein said event of said first
2 type comprises generating a reference to data within the corresponding segment.

1 12. (Currently Amended) A processor for a digital data processing device, comprising:
2 an instruction unit determining instruction sequences;
3 an execution unit ~~execution~~ executing instructions in said instruction sequences;
4 at least one cache structure for temporarily storing data from a memory of said digital data
5 processing device for use by at least one of said instruction unit and said execution unit;
6 a pre-fetch engine, said pre-fetch engine performing at least one pre-fetch action, said at
7 least one pre-fetch action comprising pre-fetching selective data with respect to a sub-unit of said
8 a plurality of sub-units of a segment from said memory into said at least one cache structure for
9 temporarily storing data, said pre-fetch engine selecting said selective data for pre-fetching using
10 pre-fetch data associated with respective segments in said memory, said pre-fetch data identifying
11 a plurality of sub-units of a corresponding segment as pre-fetch candidates;
12 wherein said sub-unit is an integral number of pages of memory.

1 13. (Original) The processor for a digital data processing device of claim 12, wherein said
2 pre-fetch action comprises pre-fetching address translation data with respect to said sub-unit into
3 at least one address translation cache structure.

1 14. (Currently Amended) ~~The~~ A processor for a digital data processing device ~~of claim 12,~~
2 comprising:

3 an instruction unit determining instruction sequences;

4 an execution unit executing instructions in said instruction sequences;

5 at least one cache structure for temporarily storing data from a memory of said digital data
6 processing device for use by at least one of said instruction unit and said execution unit;

7 a pre-fetch engine, said pre-fetch engine performing at least one pre-fetch action, said at
8 least one pre-fetch action comprising pre-fetching selective data with respect to a sub-unit of a
9 plurality of sub-units of a segment from said memory into said at least one cache structure for
10 temporarily storing data, said pre-fetch engine selecting said selective data for pre-fetching using
11 pre-fetch data associated with respective segments in said memory, said pre-fetch data identifying
12 a plurality of sub-units of a corresponding segment as pre-fetch candidates;

13 wherein said pre-fetch data comprises a plurality of ~~automatically maintainable~~ up-or-down
14 counters corresponding to respective sub-units of the corresponding segment, each up-or-down
15 counter being incremented on the occurrence of at least one pre-defined event of a first set with
16 respect to the corresponding sub-unit and being decremented on the occurrence of at least one pre-
17 defined event of a second set with respect to the corresponding sub-unit.

1 15. (Original) The processor for a digital data processing device of claim 14,
2 wherein each said up-or-down counter is incremented if data with respect to the
3 corresponding sub-unit is loaded into a first structure for temporarily storing data, and a data
4 reference is made to said corresponding sub-unit while the data is in said first structure for
5 temporarily storing data; and

6 wherein each said up-or-down counter is decremented if data with respect to the
7 corresponding sub-unit is loaded into said first structure for temporarily storing data, and no data
8 reference is made to said corresponding sub-unit while the data is in said first structure for
9 temporarily storing data.

1 16. (Original) The processor for a digital data processing device of claim 12, wherein said
2 sub-unit is a page of memory.

1 17. (Original) The processor for a digital data processing device of claim 12, wherein said
2 pre-fetch action is performed responsive to an occurrence of an event of a first type.

1 18. (Original) The processor for a digital data processing device of claim 17, wherein said
2 event of said first type comprises generating a reference to data within the corresponding segment.

1 19. (Currently Amended) A method for pre-fetching data within a digital data processing
2 device, said digital data processing device having an addressable memory divisible into a plurality
3 of pages, comprising:

4 associating with each of a plurality of segments of a first address space of said digital data
5 processing device, a respective plurality of sub-units of the corresponding segment, each said sub-
6 unit of the corresponding segment being an integral number of said pages;

7 determining that a processor has generated a reference to an address within a first segment
8 of said plurality of segments; and

9 responsive to said determining step, initiating at least one pre-fetch action with respect to
10 said first segment, said at least one pre-fetch action comprising pre-fetching selective data with
11 respect to each sub-unit of the plurality of sub-units associated with said first segment by said
12 associating step.

1 20. (Original) The method for pre-fetching data of claim 19, wherein said pre-fetch action
2 comprises pre-fetching address translation data with respect to each said sub-unit of the plurality
3 of sub-units associated with said first segment into at least one address translation cache structure.

1 21. (Original) The method for pre-fetching data of claim 20, wherein said pre-fetch action
2 further comprises pre-fetching at least some data within each of a plurality of said sub-units
3 associated with said first segment responsive to pre-fetching said address translation data.